"Multi core SSL/TLS security processor architecture and its FPGA prototype ..."

Rourab Paul, Amlan Chakrabarti, Ranjan Ghosh (2016)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2015.08.003

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/PaulCG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/PaulCG16
Rourab Paul, Amlan Chakrabarti, Ranjan Ghosh:
Multi core SSL/TLS security processor architecture and its FPGA prototype design with automated preferential algorithm. Microprocess. Microsystems 40: 124-136 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.