"A low-cost synthesizable RISC-V dual-issue processor core leveraging the ..."

Karyofyllis Patsidis et al. (2018)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2018.05.007

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/PatsidisKND18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/PatsidisKND18
Karyofyllis Patsidis, Dimitris Konstantinou, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos:
A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension. Microprocess. Microsystems 61: 1-10 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.