Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"High-speed FPGA implementation of full-word Montgomery multiplier for ECC ..."

Safiullah Khan, Khalid Javeed, Yasir Ali Shah (2018)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2018.07.005

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/KhanJS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/KhanJS18
Safiullah Khan, Khalid Javeed, Yasir Ali Shah:
High-speed FPGA implementation of full-word Montgomery multiplier for ECC applications. Microprocess. Microsystems 62: 91-101 (2018)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.