"Design and implementation of cascaded H-Bridge multilevel inverter using ..."

S. Chitra, K. R. Valluvan (2020)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2020.103108

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/ChitraV20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/ChitraV20
S. Chitra, K. R. Valluvan:
Design and implementation of cascaded H-Bridge multilevel inverter using FPGA with multiple carrier phase disposition modulation scheme. Microprocess. Microsystems 76: 103108 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.