"Translation of VHDL for logic synthesis."

M. S. Abrahams, A. Rushton (1994)

Details and statistics

DOI: 10.1016/0141-9331(94)90093-0

access: closed

type: Journal Article

metadata version: 2020-02-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics