"An 18-Mb, 12.3-GB/s CMOS pipeline-burst cache SRAM with 1.54 Gb/s/pin."

Cangsang Zhao et al. (1999)

Details and statistics

DOI: 10.1109/4.799864

access: closed

type: Journal Article

metadata version: 2022-07-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics