"An FIR-Embedded Noise Filtering Method for ΔΣ Fractional-N PLL ..."

Xueyi Yu et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2021086

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/YuSRW09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YuSRW09
Xueyi Yu, Yuanfeng Sun, Woogeun Rhee, Zhihua Wang:
An FIR-Embedded Noise Filtering Method for ΔΣ Fractional-N PLL Clock Generators. IEEE J. Solid State Circuits 44(9): 2426-2436 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.