"A 5.3-GB/s embedded SDRAM core with slight-boost scheme."

Akira Yamazaki et al. (1999)

Details and statistics

DOI: 10.1109/4.760377

access: closed

type: Journal Article

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics