"A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for ..."

Jingcheng Wang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2939682

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WangWESDBS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangWESDBS20
Jingcheng Wang, Xiaowei Wang, Charles Eckert, Arun Subramaniyan, Reetuparna Das, David T. Blaauw, Dennis Sylvester:
A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. IEEE J. Solid State Circuits 55(1): 76-86 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.