"Design and analysis of CMOS analog signal processing circuits by means of ..."

Hans Wallinga, Klaas Bult (1989)

> Home

Details and statistics

DOI: 10.1109/4.32024

access: closed

type: Journal Article

metadata version: 2024-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WallingaB89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WallingaB89
Hans Wallinga, Klaas Bult:
Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model. IEEE J. Solid State Circuits 24(3): 672-680 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.