"A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery ..."

Marijn Verbeke et al. (2018)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2755690

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/VerbekeRRMYBT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/VerbekeRRMYBT18
Marijn Verbeke, Pieter Rombouts, Hannes Ramon, Bart Moeneclaey, Xin Yin, Johan Bauwelinck, Guy Torfs:
A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit. IEEE J. Solid State Circuits 53(2): 470-483 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.