"A 9-bit 500-MS/s 2-bit/cycle SAR ADC With Error-Tolerant Interpolation ..."

Jaegeun Song et al. (2022)

Details and statistics

DOI: 10.1109/JSSC.2021.3111924

access: closed

type: Journal Article

metadata version: 2022-05-18

a service of  Schloss Dagstuhl - Leibniz Center for Informatics