"A current-sensed high-speed and low-power first-in-first-out memory using ..."

Nobutaro Shibata, Mayumi Watanabe, Yasuyuki Tanabe (2002)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.1004578

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShibataWT02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShibataWT02
Nobutaro Shibata, Mayumi Watanabe, Yasuyuki Tanabe:
A current-sensed high-speed and low-power first-in-first-out memory using a wordline/bitline-swapped dual-port SRAM cell. IEEE J. Solid State Circuits 37(6): 735-750 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.