"A 320-fs RMS Jitter and - 75-dBc Reference-Spur Ring-DCO-Based Digital PLL ..."

Taeho Seong et al. (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2918940

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SeongLYC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SeongLYC19
Taeho Seong, Yongsun Lee, Seyeon Yoo, Jaehyouk Choi:
A 320-fs RMS Jitter and - 75-dBc Reference-Spur Ring-DCO-Based Digital PLL Using an Optimal-Threshold TDC. IEEE J. Solid State Circuits 54(9): 2501-2512 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.