Stop the war!
Остановите войну!
for scientists:
default search action
"Analysis and Design of a 5 GS/s Analog Charge-Domain FFT for an SDR ..."
Bodhisatwa Sadhu et al. (2013)
- Bodhisatwa Sadhu, Martin Sturm, Brian M. Sadler, Ramesh Harjani:
Analysis and Design of a 5 GS/s Analog Charge-Domain FFT for an SDR Front-End in 65 nm CMOS. IEEE J. Solid State Circuits 48(5): 1199-1211 (2013)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.