"A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision ..."

Haoran Pu et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3108578

access: closed

type: Journal Article

metadata version: 2022-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PuMDNDH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PuMDNDH22
Haoran Pu, Omid Malekzadeh-Arasteh, Ahmad Reza Danesh, Zoran Nenadic, An H. Do, Payam Heydari:
A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact Suppression. IEEE J. Solid State Circuits 57(6): 1824-1840 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.