"A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable ..."

Dong-Hyeon Park et al. (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2960480

access: open

type: Journal Article

metadata version: 2025-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jssc/ParkPFGTRXZAWBC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ParkPFGTRXZAWBC20
Dong-Hyeon Park, Subhankar Pal, Siying Feng, Paul Gao, Jielun Tan, Austin Rovinski, Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, Jonathan Beaumont, Kuan-Yu Chen, Chaitali Chakrabarti, Michael Bedford Taylor, Trevor N. Mudge, David T. Blaauw, Hun-Seok Kim, Ronald G. Dreslinski:
A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator. IEEE J. Solid State Circuits 55(4): 933-944 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.