"A 7.1-GB/s low-power rendering engine in 2-D array-embedded memory logic ..."

Yong-Ha Park et al. (2001)

> Home

Details and statistics

DOI: 10.1109/4.924857

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ParkHLY01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ParkHLY01
Yong-Ha Park, Seon-Ho Han, Jung-Hwan Lee, Hoi-Jun Yoo:
A 7.1-GB/s low-power rendering engine in 2-D array-embedded memory logic CMOS for portable multimedia system. IEEE J. Solid State Circuits 36(6): 944-955 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.