"A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced ..."

Krishnaswamy Nagaraj et al. (1997)

> Home

Details and statistics

DOI: 10.1109/4.557628

access: closed

type: Journal Article

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NagarajFALR97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NagarajFALR97
Krishnaswamy Nagaraj, H. Scott Fetterman, Joseph Anidjar, Stephen H. Lewis, Robert G. Renninger:
A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers. IEEE J. Solid State Circuits 32(3): 312-320 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.