""Split ADC" architecture for deterministic digital background calibration ..."

John A. McNeill, Michael C. W. Coln, Brian J. Larivee (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2005.856291

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/McNeillCL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/McNeillCL05
John A. McNeill, Michael C. W. Coln, Brian J. Larivee:
"Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC. IEEE J. Solid State Circuits 40(12): 2437-2445 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.