"A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background ..."

Zwei-Mei Lee, Cheng-Yeh Wang, Jieh-Tsorng Wu (2007)

> Home

Details and statistics

DOI: 10.1109/JSSC.2007.905293

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeWW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeWW07
Zwei-Mei Lee, Cheng-Yeh Wang, Jieh-Tsorng Wu:
A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration. IEEE J. Solid State Circuits 42(10): 2149-2160 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.