"A low-power 16×16-b parallel multiplier utilizing pass-transistor logic."

Chong-Fatt Law, Samir S. Rofail, Kiat Seng Yeo (1999)

Details and statistics

DOI: 10.1109/4.792613

access: closed

type: Journal Article

metadata version: 2023-06-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics