"A 2.5-V, 72-Mbit, 2.0-GByte/s packet-based DRAM with a 1.0-Gbps/pin interface."

Changhyun Kim et al. (1999)

Details and statistics

DOI: 10.1109/4.760374

access: closed

type: Journal Article

metadata version: 2022-07-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics