"40-Gb/s 2: 1 multiplexer and 1: 2 demultiplexer in 120-nm standard CMOS."

Daniel Kehrer et al. (2003)

Details and statistics

DOI: 10.1109/JSSC.2003.818297

access: closed

type: Journal Article

metadata version: 2022-04-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics