"An outline font rendering processor with an embedded RISC CPU for ..."

Tetsuro Kawata et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.278349

access: closed

type: Journal Article

metadata version: 2023-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KawataMIKMKYHT94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KawataMIKMKYHT94
Tetsuro Kawata, Kenichi Kawauchi, Nobuaki Miyakawa, Ichiro Kawazome, Hiromi Yasumatsu, Susumu Haga, Masaya Takenaka:
An outline font rendering processor with an embedded RISC CPU for high-speed hint processing. IEEE J. Solid State Circuits 29(3): 280-289 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.