Stop the war!
Остановите войну!
for scientists:
default search action
"A 0.5-1 V, -68 dB Power Supply Rejection Capacitorless Analog LDO Using ..."
Jun-Hwan Jang et al. (2022)
- Jun-Hwan Jang, Hui-Dong Gwon, Tae-Hwang Kong, Jun-Hyeok Yang, Byong-Deok Choi:
A 0.5-1 V, -68 dB Power Supply Rejection Capacitorless Analog LDO Using Voltage-to-Time Conversion in 28-nm CMOS. IEEE J. Solid State Circuits 57(8): 2462-2473 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.