"A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a ..."

Kenichi Iwata et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2014025

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/IwataMKSIUHNEKN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/IwataMKSIUHNEKN09
Kenichi Iwata, Seiji Mochizuki, Motoki Kimura, Tetsuya Shibayama, Fumitaka Izuhara, Hiroshi Ueda, Koji Hosogi, Hiroaki Nakata, Masakazu Ehama, Toru Kengaku, Takuichiro Nakazawa, Hiromi Watanabe:
A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS. IEEE J. Solid State Circuits 44(4): 1184-1191 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.