"Implementation of a self-resetting CMOS 64-bit parallel adder with ..."

Wei Hwang et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.777109

access: closed

type: Journal Article

metadata version: 2023-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HwangGSWH99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HwangGSWH99
Wei Hwang, George Diedrich Gristede, Pia N. Sanda, Shao Y. Wang, David F. Heidel:
Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability. IEEE J. Solid State Circuits 34(8): 1108-1117 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.