"An Ultra-Low-Voltage Bias-Current-Free Fractional-N Hybrid PLL With ..."

Liqun Feng et al. (2025)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3456566

access: closed

type: Journal Article

metadata version: 2025-03-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/FengJKLHZRW25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/FengJKLHZRW25
Liqun Feng, Xuansheng Ji, Longhao Kuang, Qianxian Liao, Su Han, Jiahao Zhao, Woogeun Rhee, Zhihua Wang:
An Ultra-Low-Voltage Bias-Current-Free Fractional-N Hybrid PLL With Voltage-Mode Phase Detection and Interpolation. IEEE J. Solid State Circuits 60(1): 85-98 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.