"A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory ..."

Yen-Cheng Chiu et al. (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.3005754

access: closed

type: Journal Article

metadata version: 2020-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChiuZCSLTSHWWHS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChiuZCSLTSHWWHS20
Yen-Cheng Chiu, Zhixiao Zhang, Jia-Jing Chen, Xin Si, Ruhui Liu, Yung-Ning Tu, Jian-Wei Su, Wei-Hsing Huang, Jing-Hong Wang, Wei-Chen Wei, Je-Min Hung, Shyh-Shyuan Sheu, Sih-Han Li, Chih-I Wu, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Meng-Fan Chang:
A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors. IEEE J. Solid State Circuits 55(10): 2790-2801 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.