"A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder."

Yun-Nan Chang, Hiroshi Suzuki, Keshab K. Parhi (2000)

> Home

Details and statistics

DOI: 10.1109/4.845186

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChangSP00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChangSP00
Yun-Nan Chang, Hiroshi Suzuki, Keshab K. Parhi:
A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder. IEEE J. Solid State Circuits 35(6): 826-834 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.