"A fast locking and low jitter delay-locked loop using DHDL."

Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.807399

access: closed

type: Journal Article

metadata version: 2022-04-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChangLL03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChangLL03
Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu:
A fast locking and low jitter delay-locked loop using DHDL. IEEE J. Solid State Circuits 38(2): 343-346 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.