"A scalable single-chip multi-processor architecture with on-chip RTOS kernel."

Bart D. Theelen et al. (2003)

> Home

Details and statistics

DOI: 10.1016/S1383-7621(03)00101-2

access: closed

type: Journal Article

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/TheelenVSSN03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/TheelenVSSN03
Bart D. Theelen, A. C. Verschueren, V. V. Reyes Suárez, M. P. J. Stevens, Antonio Núñez:
A scalable single-chip multi-processor architecture with on-chip RTOS kernel. J. Syst. Archit. 49(12-15): 619-639 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.