"A tamper resistant hardware accelerator for RSA cryptographic applications."

Giacinto Paolo Saggese et al. (2004)

Details and statistics

DOI: 10.1016/J.SYSARC.2004.04.002

access: closed

type: Journal Article

metadata version: 2021-10-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics