"An ASIC implementation of a low power robust invisible watermarking processor."

P. Karthigaikumar, K. Baskaran (2011)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2010.03.008

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/KarthigaikumarB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/KarthigaikumarB11
P. Karthigaikumar, K. Baskaran:
An ASIC implementation of a low power robust invisible watermarking processor. J. Syst. Archit. 57(4): 404-411 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.