"A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration ..."

Yi Zhang et al. (2017)

> Home

Details and statistics

DOI: 10.1155/2017/3984526

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/js/ZhangMZZGZLY17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/js/ZhangMZZGZLY17
Yi Zhang, Qiao Meng, Changchun Zhang, Ying Zhang, Yufeng Guo, Youtao Zhang, Xiaopeng Li, Lei Yang:
A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration in 90 nm CMOS Technology. J. Sensors 2017: 3984526:1-3984526:7 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.