"Speed-area optimized VLSI architecture of multi-bit cellular automaton ..."

Ayan Palchaudhuri, Anindya Sundar Dhar (2021)

> Home

Details and statistics

DOI: 10.1016/J.JPDC.2021.01.005

access: closed

type: Journal Article

metadata version: 2021-04-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jpdc/PalchaudhuriD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/PalchaudhuriD21
Ayan Palchaudhuri, Anindya Sundar Dhar:
Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support. J. Parallel Distributed Comput. 151: 13-23 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.