"Parallel Algorithms for VLSI Layout Verification."

Ky MacPherson, Prithviraj Banerjee (1996)

> Home

Details and statistics

DOI: 10.1006/JPDC.1996.0096

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jpdc/MacPhersonB96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/MacPhersonB96
Ky MacPherson, Prithviraj Banerjee:
Parallel Algorithms for VLSI Layout Verification. J. Parallel Distributed Comput. 36(2): 156-172 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.