Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design and Analysis of Sub-DT Sub-Domino Logic Circuits for Ultra Low ..."

Ashutosh Nandi, Rajeevan Chandel (2010)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2010.1100

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/NandiC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/NandiC10
Ashutosh Nandi, Rajeevan Chandel:
Design and Analysis of Sub-DT Sub-Domino Logic Circuits for Ultra Low Power Applications. J. Low Power Electron. 6(4): 513-520 (2010)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.