![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF ..."
Atanu Kundu, Arka Dutta, Chandan Kumar Sarkar (2015)
- Atanu Kundu
, Arka Dutta
, Chandan Kumar Sarkar:
Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications. J. Low Power Electron. 11(4): 509-516 (2015)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.