"Lower VDD Operation of FPGA-Based Digital Circuits ..."

Judit Freijedo et al. (2011)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2011.1127

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/FreijedoVCMRSVTT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/FreijedoVCMRSVTT11
Judit Freijedo, María Dolores Valdés, Lucía Costas, María José Moure, Juan J. Rodríguez-Andina, Jorge Semião, Fabian Vargas, Isabel C. Teixeira, João Paulo Teixeira:
Lower V_DD Operation of FPGA-Based Digital Circuits Through Delay Modeling and Time Borrowing. J. Low Power Electron. 7(2): 185-198 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.