"Delay Modeling for Power Noise and Temperature-Aware Design and Test of ..."

Judit Freijedo et al. (2008)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2008.191

access: closed

type: Journal Article

metadata version: 2022-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/FreijedoSRVTT08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/FreijedoSRVTT08
Judit Freijedo, Jorge Semião, Juan J. Rodríguez-Andina, Fabian Vargas, Isabel C. Teixeira, João Paulo Teixeira:
Delay Modeling for Power Noise and Temperature-Aware Design and Test of Digital Systems. J. Low Power Electron. 4(3): 385-391 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.