"An Optimized S-Box Circuit for High Speed AES Design with Enhanced PPRM ..."

T. Manojkumar, P. Karthigaikumar, Varatharajan Ramachandran (2019)

Details and statistics

DOI: 10.1007/S10916-018-1145-9

access: closed

type: Journal Article

metadata version: 2020-10-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics