"Aggressive Schduling for Memory Accesses of CISC Superscalar Microprocessors."

R.-Ming Shiu, Hui-Yue Hwang, Jean Jyh-Jiun Shann (2001)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
  - lookup Internet Archive Scholar
- export record
  dblp key:
  - journals/jise/ShiuHS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/ShiuHS01
R.-Ming Shiu, Hui-Yue Hwang, Jean Jyh-Jiun Shann:
Aggressive Schduling for Memory Accesses of CISC Superscalar Microprocessors. J. Inf. Sci. Eng. 17(5): 787-803 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.