"A Quasi-Delay-Insensitive Microprocessor Core Implementation for ..."

Chang-Jiu Chen et al. (2009)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/ChenCTW09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/ChenCTW09
Chang-Jiu Chen, Wei-Min Cheng, Hung-Yue Tsai, Jen-Chieh Wu:
A Quasi-Delay-Insensitive Microprocessor Core Implementation for Microcontrollers. J. Inf. Sci. Eng. 25(2): 543-557 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.