"A floorplanning-Synthesis Methodology for Multiple Chip Module Design."

Nikolaos G. Bourbakis, Mohammad Mortazavi (2000)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2020-05-14

- view
  - electronic edition @ iospress.com
- export record
  dblp key:
  - journals/jid/BourbakisM00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jid/BourbakisM00
Nikolaos G. Bourbakis, Mohammad Mortazavi:
A floorplanning-Synthesis Methodology for Multiple Chip Module Design. Trans. SDPS 4(1): 67-81 (2000)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.