"A shift-register-based QCA memory architecture."

Baris Taskin et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1482613.1482617

access: closed

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/TaskinCSV09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/TaskinCSV09
Baris Taskin, Andy Chiu, Jonathan Salkind, Daniel Venutolo:
A shift-register-based QCA memory architecture. ACM J. Emerg. Technol. Comput. Syst. 5(1): 4:1-4:18 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.