"Challenges and design choices in nanoscale CMOS."

Siva G. Narendra (2005)

> Home

Details and statistics

DOI: 10.1145/1063803.1063805

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/Narendra05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/Narendra05
Siva G. Narendra:
Challenges and design choices in nanoscale CMOS. ACM J. Emerg. Technol. Comput. Syst. 1(1): 7-49 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.