"A 485ps 64-Bit Parallel Adder in 0.18mum CMOS."

Dong-Yu Zheng et al. (2007)

> Home

Details and statistics

DOI: 10.1007/S11390-007-9002-1

access: closed

type: Journal Article

metadata version: 2017-05-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/ZhengSLF07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/ZhengSLF07
Dong-Yu Zheng, Yan Sun, Shao-Qing Li, Liang Fang:
A 485ps 64-Bit Parallel Adder in 0.18mum CMOS. J. Comput. Sci. Technol. 22(1): 25-27 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.