"Tight Upper Bound for Accelerating Reconfiguration of VLSI Arrays."

Jigang Wu, Xiaogang Han (2015)

> Home

Details and statistics

DOI: 10.1142/S0218126615500991

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/WuH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/WuH15
Jigang Wu, Xiaogang Han:
Tight Upper Bound for Accelerating Reconfiguration of VLSI Arrays. J. Circuits Syst. Comput. 24(7): 1550099:1-1550099:10 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.